We report on the design and characterization of a new ASIC for the RatCAP. The ASIC is composed of 32 channels, each consisting of a charge sensitive preamplifier, a 5-bit programmable gain in the pole-zero network, a 3 order bipolar semi-Gaussian shaper (peaking time of 80 ns), and a timing and energy discriminator…
